View W78C32C06_5051434.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

W78C32C/W78C032C DATA SHEET 8-BIT MICROCONTROLLER
Table of Contents1. 2. 3. 4. 5. GENERAL DESCRIPTION ......................................................................................................... 2 FEATURES ................................................................................................................................. 2 PIN CONFIGURATIONS ............................................................................................................ 3 PIN DESCRIPTION..................................................................................................................... 4 FUNCTIONAL DESCRIPTION ................................................................................................... 6 5.1 5.2 TIMERS 0, 1, AND 2....................................................................................................... 6 CLOCK............................................................................................................................ 6
5.2.1 5.2.2 CRYSTAL OSCILLATOR .................................................................................................6 EXTERNAL CLOCK .........................................................................................................6 IDLE MODE......................................................................................................................6 POWER-DOWN MODE....................................................................................................7 RESET .............................................................................................................................7
5.3
POWER MANAGEMENT ............................................................................................... 6
5.3.1 5.3.2 5.3.3
6.
ELECTRICAL CHARACTERISTICS........................................................................................... 8 6.1 6.2 6.3 ABSOLUTE MAXIMUM RATINGS ................................................................................. 8 D.C. CHARACTERISTICS.............................................................................................. 8 A.C. CHARACTERISTICS.............................................................................................. 9
6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 CLOCK INPUT WAVEFORM ...........................................................................................9 PROGRAM FETCH CYCLE ...........................................................................................10 DATA READ CYCLE ......................................................................................................10 DATA WRITE CYCLE ....................................................................................................11 PORT ACCESS CYCLE.................................................................................................11
7.
TIMING waveformS................................................................................................................... 12 7.1 7.2 7.3 7.4 PROGRAM FETCH CYCLE ......................................................................................... 12 DATA READ CYCLE .................................................................................................... 12 DATA WRITE CYCLE................................................................................................... 13 PORT ACCESS CYCLE ............................................................................................... 13 USING EXTERNAL PROGRAM MEMORY AND CRYSTAL ....................................... 14 EXPANDED EXTERNAL DATA MEMORY AND OSCILLATOR ................................. 15 40-PIN DIP.................................................................................................................... 16 44-PIN PLCC ................................................................................................................ 16 44-PIN QFP .................................................................................................................. 17
8.
TYPICAL APPLICATION CIRCUIT........................................................................................... 14 8.1 8.2
9.
PACKAGE DIMENSIONS ......................................................................................................... 16 9.1 9.2 9.3
10.
REVISION HISTORY ................................................................................................................ 18
-1-
Publication Release Date: December 4, 2006 Revision A6
W78C32C/W78C032C
1. GENERAL DESCRIPTION
The W78C032C microcontroller supplies a wider frequency range than most 8-bit microcontrollers on the market. It is compatible with the industry standard 80C32 microcontroller series. The W78C032C contains four 8-bit bidirectional parallel ports, three 16-bit timer/counters, and a serial port. These peripherals are supported by a six-source, two-level interrupt capability. There are 256 bytes of RAM, and the device supports ROMless operation for application programs. The W78C032C microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the 1.processor.
2. FEATURES
8-bit CMOS microcontroller Fully static design Low standby current at full supply voltage DC-40 MHz operation 256 bytes of on-chip scratchpad RAM ROMless operation 64K bytes program memory address space 64K bytes data memory address space Four 8-bit bidirectional ports Three 16-bit timer/counters One full duplex serial port Boolean processor Six-source, two-level interrupt capability Built-in power management Packages: - Lead Free (RoHS) DIP 40: W78C032C40DL - Lead Free (RoHS) PLCC 44: W78C032C40PL - Lead Free (RoHS) PQFP 44: W78C032C40FL
-2-
W78C32C/W78C032C
3. PIN CONFIGURATIONS
40-Pin DIP
T2, P1.0 T2EX, P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 RST RXD, P3.0 TXD, P3.1 INT0, P3.2 INT1, P3.3 T0, P3.4 T1, P3.5 WR, P3.6 RD, P3.7 XTAL2 XTAL1 Vss 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 Vcc P0.0, AD0 P0.1, AD1 P0.2, AD2 P0.3, AD3 P0.4, AD4 P0.5, AD5 P0.6, AD6 P0.7, AD7 EA ALE PSEN P2.7, A15 P2.6, A14 P2.5, A13 P2.4, A12 P2.3, A11 P2.2, A10 P2.1, A9 P2.0, A8
44-Pin PLCC
44-Pin QFP
T 2 E X , PPPP 1111 .... 4321
T 2 E X , PPPP 1111 .... 4321
A T D 2 0 , , P P 1 V0 . NC . 0 CC 0
A D 1 , P 0 . 1
A D 2 , P 0 . 2
A D 3 , P 0 . 3
T 2 , P 1 V . NC 0 CC
A D 0 , P 0 . 0
A D 1 , P 0 . 1
A D 2 , P 0 . 2
A D 3 , P 0 . 3
P1.5 P1.6 P1.7 RST RXD, P3.0 NC TXD, P3.1 INT0, P3.2 INT1, P3.3 T0, P3.4 T1, P3.5
6 5 4 3 2 1 44 43 42 41 40 7 39 8 38 9 37 10 36 11 35 12 34 13 33 14 32 15 31 16 30 29 17 18 19 20 21 22 23 24 25 26 27 28 P 3 . 6 , / W R P 3 . 7 , / R D X T A L 2 XVNP TSC2 AS . L 0 1 , A 8 P 2 . 1 , A 9 P 2 . 2 , A 1 0 P 2 . 3 , A 1 1 P 2 . 4 , A 1 2
P0.4, AD4 P0.5, AD5 P0.6, AD6 P0.7, AD7 EA NC ALE PSEN P2.7, A15 P2.6, A14 P2.5, A13
P1.5 P1.6 P1.7 RST RXD, P3 0 NC TXD, INT0, P3 2 INT1, P3T0, P3.4 3 T1, P3.5
1 2
44 43 42 41 40 39 38 37 36 35 34 33 32 31 3 30 4 29 5 28 6 27 7 26 8 9 25 10 24 23 11 12 13 14 15 16 17 18 19 20 21 22 P 3 . 6 , / W R P 3 . 7 , / R D X T A L 2 XVN P T SC 2 AS . L 0 1 , A 8 P 2 . 1 , A 9 P 2 . 2 , A 1 0 P 2 . 3 , A 1 1 P 2 . 4 , A 1 2
P0.4, AD4 P0.5, AD5 P0.6, AD6 P0.7, AD7 EA NC ALE PSEN P2.7, A15 P2.6, A14 P2.5, A13
-3-
Publication Release Date: December 4, 2006 Revision A6
W78C32C/W78C032C
4. PIN DESCRIPTION
P0.0-P0.7
Port 0, Bits 0 through 7. Port 0 is a bidirectional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory.
P1.0-P1.7
Port 1, Bits 0 through 7. Port 1 is a bidirectional I/O port with internal pull-ups. Pins P1.0 and P1.1 also serve as T2 (Timer 2 external input) and T2EX (Timer 2 capture/reload trigger), respectively.
P2.0-P2.7
Port 2, Bits 0 through 7. Port 2 is a bidirectional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.
P3.0-P3.7
Port 3, Bits 0 through 7. Port 3 is a bidirectional I/O port with internal pull-ups. All bits have alternate functions, which are described below:
PIN ALTERNATE FUNCTION
P3.0 P3.1 P3.2 P3.3 P3.4 P3.5 P3.6 P3.7
RXD Serial Receive Data TXD Serial Transmit Data
INT0 External Interrupt 0 INT1 External Interrupt 1
T0 Timer 0 Input T1 Timer 1 Input
WR Data Write Strobe RD Data Read Strobe
EA
External Address Input, active low. This pin forces the processor to execute out of external ROM. This pin should be kept low for all W78C032C operations.
RST
Reset Input, active high. This pin resets the processor. It must be kept high for at least two machine cycles in order to be recognized by the processor.
ALE
Address Latch Enable Output, active high. ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. A single ALE pulse is skipped during external data memory accesses. ALE goes to a high state during reset with a weak pull-up.
-4-
W78C32C/W78C032C
PSEN
Program Store Enable Output, active low. PSEN enables the external ROM onto the Port 0 address/data bus during fetch and MOVC operations. PSEN goes to a high state during reset with a weak pull-up.
XTAL1
Crystal 1. This is the crystal oscillator input. This pin may be driven by an external clock.
XTAL2
Crystal 2. This is the crystal oscillator output. It is the inversion of XTAL1.
VSS, VCC
Power Supplies. These are the chip ground and positive supplies.
-5-
Publication Release Date: December 4, 2006 Revision A6
W78C32C/W78C032C
5. FUNCTIONAL DESCRIPTION
The W78C032C architecture consists of a core controller surrounded by various registers, four general purpose I/O ports, 256 bytes of RAM, three timer/counters, and a serial port. The processor supports 111 different instruction and references both a 64K program address space and a 64K data storage space.
5.1
Timers 0, 1, and 2
Timers 0, 1, and 2 each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1, and TL2 and TH2 for Timer 2. The TCON and TMOD registers provide control functions for timers 0, 1. The T2CON register provides control functions for Timer 2. RCAP2H and RCAP2L are used as reload/capture registers for Timer 2. The operations of Timer 0 and Timer 1 are the same as in the W78C31. Timer 2 is a special feature of the W78C032C: it is a 16-bit timer/counter that is configured and controlled by the T2CON register. Like Timers 0 and 1, Timer 2 can operate as either an external event counter or as an internal timer, depending on the setting of bit C/T2 in T2CON. Timer 2 has three operating modes: capture, autoreload, and baud rate generator. The clock speed at capture or auto-reload mode is the same as that of Timers 0 and 1.
5.2
Clock
The W78C032C is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78C032C relatively insensitive to duty cycle variations in the clock.
5.2.1
Crystal Oscillator
The W78C032C incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground, and a resistor must also be connected from XTAL1 to XTAL2 to provide a DC bias when the crystal frequency is above 24 MHz.
5.2.2
External Clock
An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator. As a result, the external clock signal should have an input one level of greater than 3.5 volts.
5.3
5.3.1
Power Management
Idle Mode
The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.
-6-
W78C32C/W78C032C
5.3.2 Power-down Mode
When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks, including the oscillator are stopped. The only way to exit power-down mode is by a reset.
5.3.3
Reset
The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running. An internal trigger circuit in the reset line is used to deglitch the reset line when the W78C032C is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line. During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.
-7-
Publication Release Date: December 4, 2006 Revision A6
W78C32C/W78C032C
6. ELECTRICAL CHARACTERISTICS
6.1 Absolute Maximum Ratings
PARAMETER SYMBOL MIN. MAX. UNIT
DC Power Supply Input Voltage Operating Temperature Storage Temperature
VCC-VSS VIN TA TST
-0.3 VSS -0.3 0 -55
+7.0 VCC +0.3 70 +150
V V C C
Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.
6.2
D.C. Characteristics
SPECIFICATION MIN. TYP. MAX.
VCC-VSS = 5V 10%, TA = 25 C, FOSC = 20 MHz unless otherwise specified.
PARAMETER
SYM.
TEST CONDITIONS
UNIT
Operating Voltage Operating Current Idle Current Power Down Current Input Current P1, P3 Input Current RST (*2) Input Leakage Current P0 (*1) Output Low Voltage P1, P2 (*1), P3 Output Low Voltage ALE, PSEN , P0 (*1) Output High Voltage P1, P3 Output High Voltage ALE, PSEN , P0 (*1), P2
(*1)
VDD IDD IIDLE IPWDN IIN1 IIN2 ILK VOL1 VOL2 VOH1 VOH2 VIL1 No load VDD = 5.5V Idle mode VDD = 5.5V
-
4.5 -75 -10 2.4 2.4 0
5 +184 -
5.5 30 6 50 +10 +350 +10 0.45 0.45 0.8
V mA mA A A A A V V V V V
Power-down mode VDD = 5.5V VDD = 5.5V VIN = 0V or VDD VDD = 5.5V VIN = VDD VDD = 5.5V 0VInput Low Voltage P1, P3
-8-
W78C32C/W78C032C
DC Characteristics, continued
PARAMETER
SYM.
TEST CONDITIONS
SPECIFICATION MIN. TYP. MAX.
UNIT
Input Low Voltage XTAL1, RST (*3) Input High Voltage P1, P3 Input High Voltage XTAL1, RST (*3)
VIL2 VIH1 VIH2
VDD = 4.5V VDD = 5.5V VDD = 5.5V
0 2.4 3.5
-
0.8 VDD +0.2 VDD +0.2
V V V
Notes: 1. P0 and P2 are in external access mode. 2. RST pin has an internal pull-down resistor of about 30K . 3. XTAL1 is a CMOS input and RST is a Schmitt trigger input.
6.3
A.C. Characteristics
The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TCP), and actual parts will usually experience less than a 20 nS variation. The numbers below represent the performance expected from a 0.5 micron CMOS process when using 2 and 4 mA output buffers.
6.3.1
Clock Input Waveform
XTAL1
T CH F OP, TCP T CL
PARAMETER
SYMBOL
MIN.
TYP.
MAX.
UNIT
NOTES
Operating Speed Clock Period Clock High Clock Low
FOP TCP TCH TCL
0 25 10 10
-
40 -
MHz nS nS nS
1 2 3 3
Notes: 1. The clock may be stopped indefinitely in either state. 2. The TCP specification is used as a reference in other specifications. 3. There are no duty cycle requirements on the XTAL1 input.
-9-
Publication Release Date: December 4, 2006 Revision A6
W78C32C/W78C032C
6.3.2 Program Fetch Cycle
PARAMETER SYMBOL MIN. TYP. MAX. UNIT NOTES
Address Valid to ALE Low Address Hold after ALE Low ALE Low to PSEN Low
PSEN Low to Data Valid
TAAS TAAH TAPL TPDA TPDH TPDZ TALW TPSW
1 TCP- 1 TCP- 1 TCP- 0 0 2 TCP- 3 TCP-
2 TCP 3 TCP
2 TCP 1 TCP 1 TCP -
nS nS nS nS nS nS nS nS
4 1, 4 4 2 3
Data Hold after PSEN High Data Float after PSEN High ALE Pulse Width
4 4
PSEN Pulse Width
Notes: 1. P0.0-P0.7, P2.0-P2.7 remain stable throughout entire memory cycle. 2. Memory access time is 3 TCP. 3. Data have been latched internally prior to PSEN going high. 4. "" ( due to buffer driving delay and wire loading) is 20 nS.
6.3.3
Data Read Cycle
PARAMETER SYMBOL MIN. TYP. MAX. UNIT NOTES
ALE Low to RD Low
RD Low to Data Valid
TDAR TDDA TDDH TDDZ TDRD
3 TCP- 0 0 6 TCP-
6 TCP
3 TCP+ 4 TCP 2 TCP 2 TCP -
nS nS nS nS nS
1, 2 1
Data Hold after RD High Data Float after RD High
RD Pulse Width
2
Notes: 1. Data memory access time is 8 TCP. 2. "" (due to buffer driving delay and wire loading) is 20 nS.
- 10 -
W78C32C/W78C032C
6.3.4 Data Write Cycle
PARAMETER SYMBOL MIN. TYP. MAX. UNIT
ALE Low to WR Low Data Valid to WR Low Data Hold from WR High
WR Pulse Width
TDAW TDAD TDWD TDWR
3 TCP- 1 TCP- 1 TCP- 6 TCP-
6 TCP
3 TCP+ -
nS nS nS nS
Note: "" ( due to buffer driving delay and wire loading) is 20 nS.
6.3.5
Port Access Cycle
PARAMETER SYMBOL MIN. TYP. MAX. UNIT
Port Input Setup to ALE Low Port Input Hold from ALE Low Port Output to ALE
TPDS TPDH TPDA
1 TCP 0 1 TCP
-
-
nS nS nS
Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.
- 11 -
Publication Release Date: December 4, 2006 Revision A6
W78C32C/W78C032C
7. TIMING WAVEFORMS
7.1 Program Fetch Cycle
S1 XTAL1 TALW ALE TAPL PSEN TPSW TAAS PORT 2 TAAH PORT 0 Code A0-A7 Data A0-A7 Code A0-A7 Data A0-A7 TPDA TPDH, TPDZ S2 S3 S4 S5 S6 S1 S2 S3 S4 S5 S6
7.2
Data Read Cycle
S4 XTAL1 ALE PSEN PORT 2 A0-A7 PORT 0 T DAR RD TDRD TDDA T DDH, T DDZ A8-A15 DATA S5 S6 S1 S2 S3 S4 S5 S6 S1 S2 S3
- 12 -
W78C32C/W78C032C
Timing Waveforms, continued
7.3
Data Write Cycle
S4 XTAL1 ALE PSEN PORT 2 PORT 0 WR
S5
S6
S1
S2
S3
S4
S5
S6
S1
S2
S3
A8-A15 A0-A7 DATA OUT
TDAD
TDWD
TDAW
TDWR
7.4
Port Access Cycle
S5 XTAL1
S6
S1
ALE TPDS PORT INPUT SAMPLE TPDH TPDA DATA OUT
- 13 -
Publication Release Date: December 4, 2006 Revision A6
W78C32C/W78C032C
8. TYPICAL APPLICATION CIRCUIT
8.1 Using External Program Memory and Crystal
VCC
31 19 10 u R
CRYSTAL
EA XTAL1 XTAL2 RST INT0 INT1 T0 T1 P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7
18 9
8.2 K C1 C2
P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7 RD WR PSEN ALE TXD RXD
39 38 37 36 35 34 33 32 21 22 23 24 25 26 27 28 17 16 29 30 11 10
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 A8 A9 A10 A11 A12 A13 A14 A15
AD0 3 AD1 4 AD2 7 AD3 8 AD4 13 AD5 14 AD6 17 AD7 18 GND 1 11
D0 D1 D2 D3 D4 D5 D6 D7 OC G
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
2 5 6 9 12 15 16 19
A0 A1 A2 A3 A4 A5 A6 A7
12 13 14 15 1 2 3 4 5 6 7 8
74LS373
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15
10 9 8 7 6 5 4 3 25 24 21 23 2 26 27 1
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 CE OE 27512
O0 O1 O2 O3 O4 O5 O6 O7
11 12 13 15 16 17 18 19
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7
GND 20 22
W78C32C/W78C032C
Figure A
CRYSTAL
C1
C2
R
16 MHz 24 MHz 33 MHz 40 MHz
30P 15P 10P 5P
30P 15P 10P 5P
6.8K 6.8K
Above table shows the reference values for crystal applications.
Note: C1, C2, R components refer to Figure A.
- 14 -
W78C32C/W78C032C
8.2 Expanded External Data Memory and Oscillator
VCC
31 19 10 u
OSCILLATOR
EA XTAL1 XTAL2 RST INT0 INT1 T0 T1 P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7
18 8.2 K 9 12 13 14 15 1 2 3 4 5 6 7 8
P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7 RD WR
39 38 37 36 35 34 33 32 21 22 23 24 25 26 27 28
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 A8 A9 A10 A11 A12 A13 A14
AD0 3 AD1 4 AD2 7 AD3 8 AD4 13 AD5 14 AD6 17 AD7 18
D0 D1 D2 D3 D4 D5 D6 D7
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
2 5 6 9 12 15 16 19
A0 A1 A2 A3 A4 A5 A6 A7
GND 1 OC 11 G 74LS373
A0 10 A1 9 A2 8 A3 7 A4 6 A5 5 A6 4 A7 3 A8 25 A9 24 A10 21 A11 23 A12 2 A13 26 A14 1 GND 20 22 27
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 CE OE WR 20256
D0 D1 D2 D3 D4 D5 D6 D7
11 12 13 15 16 17 18 19
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7
17 16 PSEN 29 ALE 30 11 TXD 10 RXD
W78C32C/W78C032C
Figure B
- 15 -
Publication Release Date: December 4, 2006 Revision A6
W78C32C/W78C032C
9. PACKAGE DIMENSIONS
9.1 40-pin DIP
Symbol
Dimension in inch Dimension in mm Min. Nom. Max. Min. Nom. Max.
0.210 0.010 0.150 0.155 0.160 0.016 0.018 0.022 0.048 0.050 0.054 0.008 0.010 2.055 0.014 2.070 0.254 3.81 3.937 4.064 5.334
D 40 21
E1
A A1 A2 B B1 c D E E1 e1 L
a
0.406 0.457 0.559 1.219 1.27 1.372
0.203 0.254 0.356 52.20 52.58
0.590 0.600 0.610 14.986 15.24 15.494 0.540 0.545 0.550 13.72 13.84 13.97 2.54 2.794
0.090 0.100 0.110 2.286 0.120 0.130 0.140 3.048 0 15 0
3.302 3.556 15
1 S
20 E c
eA S
Notes:
0.630 0.650 0.670 16.00 16.51 17.01 0.090 2.286
A A2
A1
Base Plane Seating Plane
L B B1
e1
a
eA
1. Dimension D Max. & S include mold flash or tie bar burrs. 2. Dimension E1 does not include interlead flash. 3. Dimension D & E1 include mold mismatch and are determined at the .mold parting line. 4. Dimension B1 does not include dambar protrusion/intrusion. 5. Controlling dimension: Inches. 6. General appearance spec. should be based on final visual inspection spec.
9.2
44-pin PLCC
HD D
6 1 44 40
Symbol Dimension in inch Dimension in mm Min. Nom. Max. Min. Nom. Max.
39
7
E
HE
GE
17
29
18
28
c
A A1 A2 b1 b c D E e GD GE HD HE L y
Notes:
0.185 0.020 0.508
4.699
0.145 0.150 0.155 3.683 3.81 3.937 0.026 0.028 0.032 0.66 0.711 0.813
0.016 0.018 0.022 0.406 0.457 0.559 0.008 0.010 0.014 0.203 0.254 0.356 0.648 0.653 0.658 16.46 16.59 16.71 0.648 0.653 0.658 16.46 16.59 16.71 0.050 BSC 1.27 BSC
0.590 0.610 0.630 14.99 15.49 16.00 0.590 0.610 0.630 14.99 15.49 16.00 0.680 0.690 0.700 17.27 17.53 17.78 0.680 0.690 0.700 17.27 17.53 17.78 0.090 0.100 0.110 2.296 0.004 2.54 2.794 0.10
L A2 A
e
Seating Plane GD
b b1
A1 y
1. Dimension D & E do not include interlead flash. 2. Dimension b1 does not include dambar protrusion/intrusion. 3. Controlling dimension: Inches 4. General appearance spec. should be based on final visual inspection spec.
- 16 -
W78C32C/W78C032C
Package Dimensions, continued
9.3
44-pin QFP
HD D
Dimension in inch
Dimension in mm
Symbol
44 34
Min. Nom. Max.
--0.002 0.075 0.01 0.004 0.390 0.390 0.025 0.510 0.510 0.025 0.051 --0.01 0.081 0.014 0.006 0.394 0.394 0.031 0.520 0.520 0.031 0.063 --0.02 0.087 0.018 0.010 0.398 0.398 0.036 0.530 0.530 0.037 0.075 0.003 0 7
Min. Nom.
--0.05 1.90 0.25 0.101 9.9 9.9 0.635 12.95 12.95 0.65 1.295 --0.25 2.05 0.35 0.152 10.00 10.00 0.80 13.2 13.2 0.8 1.6
Max.
--0.5 2.20 0.45 0.254 10.1 10.1 0.952 13.45 13.45 0.95 1.905 0.08
1
33
E HE
11
12
e
b
22
A A1 A2 b c D E e HD HE L L1 y
Notes:
c
0
7
A2 A A1 L L1 Detail F
Seating Plane
See Detail F
y
1. Dimension D & E do not include interlead flash. 2. Dimension b does not include dambar protrusion/intrusion. 3. Controlling dimension: Millimeter 4. General appearance spec. should be based on final visual inspection spec.
- 17 -
Publication Release Date: December 4, 2006 Revision A6
W78C32C/W78C032C
10. REVISION HISTORY
VERSION DATE PAGE DESCRIPTION
A2 A3 A4 A5 A6
July 1999 June, 2004 April 19, 2005 June 7, 2005 December 4, 2006
2 17 2
Initial Issued Revise part number in the item of packages Add Important Notice Add Lead Free (RoHS) parts Remove block diagram
2
Remove all Leaded package parts
Important Notice
Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.
- 18 -

▲Up To Search▲

Price & Availability of W78C32C06

	To Download W78C32C06 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .